

UDK3 Performance Monitor

The Cesys UDK3 Performance Monitor is a tool to measure data transfer speed between a host PC and UDK3 compatible devices. The Performance Monitor can check the correct access to memory devices by performing write-readback-compare loops, too.



Introduction

UDK3 Performance Monitor is a tool that helps to maximize the data transfer rate with UDK3 compatible devices. It can be used to locate bottlenecks and errors in the devices FPGA designs.

The tool configures the FPGA of the device using a user-defined bitstream and transfers data to and from a specified address range. It displays the maximum data throughput during continuous data transfer.

There is an option to verify data when using bi-directional communication intended for address ranges mapped to memory resources such as BRAM, DDR2, or DDR3 SDRAM.



Options

The image below shows the UDK3 Performance Monitor.

UDK3 Performance M	onitor - (c) 2014 Cesys GmbH	
Preset:	EFM02(XC6SLX45) Performance Design	
Device:	EFM02	
FPGA design file:	./efm02_perf_top_xc6slx45.bin	,
Area base address:	0x10000000 V Const address	andom
Area size:	0×100000 © Ze	
Transfer block size:	0×100000 © 0	ne
		ero / One
300,00 MB/s	Min: 299,15, Max: 299,30, Delta: 0,15 MB/s	• x 1
200,00 MB/s		© x 1 © x 6
100,00 MB/s		
🥖 Stop	Name: EFM02 UserId: Test Serial: A50130003 Derivate: XC6SLX45-3FGG484I V:P: 10f8:c581 Firmware: 1.1	
About	Speed: 306.329,16 kB/s Xferred: 3.505.152 kB	

The **Preset** combo box allows the selection of common test scenarios using FPGA designs made by Cesys. Choose one of these presets to select default values for the settings directly below.

The **Device** selection specifies the device type that should be used for the test. UDK3



Performance Monitor uses the device that comes first during enumeration of this type.

FPGA design file must contain the path to the bitstream file. The button right of the input control opens a file browser to ease the selection.

Area base address and **Area size** specify the area to which data is written and / or read from. Every single transfer is done using the block size specified in **Transfer block size**. Data is transferred starting to / from the **Area base address** and continued at **Area base address + Transfer block size** and so on until **Area size** is reached. This is the reason why **Area size** must be a multiple of **Transfer block size**. Values in these fields are interpreted as decimal, except they are prefixed using **0x**, in which case the values are expected to be hexadecimal.

If **Const address** is checked, data is always transferred to / from **Area base address** only and the const address flag is used. Use the buttons directly below **Transfer block size** to set these values to common sizes.

Input and **Output** check boxes define the direction of the transfer. Direction is interpreted from host side. Either one or both options must be selected. If both are selected, the **Verify** check box is available, too.

Random, Zero, One and Zero / One define the content used for transfer. Random is randomly generated data, Zero are just buffers filled with 0. One and Zero / One must be interpreted as bits in this context. One means buffers filled with 0xFFFFFFF. Zero / One uses alternating bit patterns per 32 bit data line (0xFFFFFFFF / 0x0000000) to produce a maximum toggle rate on the data lines.

The factors right of the performance graph (x 1, x 4, x 16, x 64) are pure visualization related options and specify the time factor of the graph.

The **Start / Stop** button switches between idle and running state. Starting a new test uses the currently selected options. Changing the options while a test is running, will not affect the test.



Typical transfer speeds

The table shows typical transfer speeds when using an EFM-02 with the performance design at different hosts.

Host configuration	Input	Output	Both
Intel [™] Core i7-3770K 3.50GHz, Intel [™] USB 3.0 eXtensible Host controller (8086:1e31), Windows 7 x64	308 MB/s	293 MB/s	300 MB/s
Intel [™] Core i7-3770K 3.50GHz, uPD720200 USB 3.0 controller (expansion card) (1033:0194), Windows 7 x64	267 MB/s	114 MB/s	160 MB/s
Intel [™] Core i3-2100 1.60GHz, uPD720200 USB 3.0 controller (expansion card) (1033:0194), Ubuntu 12.04 LTS x86_64 / Kernel 3.5.0-45	231 MB/s	127 MB/s	164 MB/s
AMD [™] A4 4300M 2.50GHz (Laptop), AMD USB 3.0 Host Controller (1022:7814), Windows 7 x64	207 MB/s	156 MB/s	181 MB/s
Intel [™] Core i7-2600K 3.40GHz, uPD720200 USB 3.0 controller (1033:0194), Windows 7 x64	244 MB/s	122 MB/s	163 MB/s
Intel [™] Core i7-4800MQ 2.70GHz (Laptop), Intel [™] USB 3.0 eXtensible Host controller (8086:8c31), Windows 7 x64	244 MB/s	188 MB/s	210 MB/s



Copyright Notice

This file contains confidential and proprietary information of Cesys GmbH and is protected under international copyright and other intellectual property laws.

Disclaimer

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Cesys, and to the maximum extent permitted by applicable law:

(1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND CESYS HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE;

and

(2) Cesys shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Cesys had been advised of the possibility of the same.

CRITICAL APPLICATIONS

CESYS products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of Cesys products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.

CESYS Gesellschaft für angewandte Mikroelektronik mbH Gustav-Hertz-Str. 4 D - 91074 Herzogenaurach Germany

UG104 (v1.1) April 28, 2017



Revision history

Version	Date	Comment	Author	Approved
V1.0	February, 17 2014	Initial release.		
V1.1	April, 28 2017	Updated to UDK3 API version 1.5 with support for EFM-03.	mra	mh



Table of contents

Introduction.	2
Options	3
Typical transfer speeds	5
Copyright Notice	6
Disclaimer	6
Revision history	7